

CLOCK DELAY Di (UI): DELAY TIME BETWEEN CLOCK SELECTION AND CLOCK OUTPUTTING

PHASE DETECTION PERIOD Tp (UI): TIME IT TAKES TO PERFORM PHASE COMPARISON AND AN OR LOGIC PROCESS

CLOCK CONTROL INTERVAL Tg (UI): CLOCK-PHASE-SWITCHING PITCH = PHASE DETECTION PERIOD Tp + CLOCK DELAY Di
LOOP DELAY (UI): CLOCK DELAY + 1 PHASE-COMPARISON CYCLE




FIG. 3






FIG. 4








FIG. 7





FIG. 8








FIG. 10









FIG. 13

8-1 SELECTOR CIRCUIT



O: DIFFERENTIAL SMALL AMPLITUDE (1.3v/1.8v)
O: CMOS LEVEL (0v/1.8v)




FIG. 15

CONFIGURATION OF CLOCK DATA RECOVERY CIRCUIT ADOPTING DATA DELAY METHOD IN ACCORDANCE WITH FOURTH EMBODIMENT




FIG. 16




FIG. 17





FIG. 18

BLOCK DIAGRAM OF COMPARATIVE EXAMPLE OF VCO TYPE







FIG. 20



CLOCK DELAY Di (UI): DELAY TIME BETWEEN CLOCK SELECTION AND CLOCK OUTPUTTING

PHASE DETECTION PERIOD Tp (UI): TIME IT TAKES TO PERFORM PHASE COMPARISON AND UP/DOWN COUNTING

CLOCK CONTROL INTERVAL Tg (UI): CLOCK-PHASE-SWITCHING PITCH = PHASE DETECTION PERIOD Tp + CLOCK DELAY Di

LOOP DELAY (UI): CLOCK DELAY + 1 PHASE-COMPARISON CYCLE








FIG. 22









Ta: PHASE DETECTION PERIOD IN THE CONVENTIONAL SYSTEM, THAT IS, TIME IT TAKES TO REACH A COUNT OF N LOOP DELAY IN THE PRESENT INVENTION, THAT IS, A PERIOD BETWEEN REFLECTION OF A PHASE COMPARISON RESULT AND PHASE COMPARISON

Tb: WANDER FOR PERIOD Ta

FIG. 26

